

**Notic of References Cited**

Application/Control No.

09/328,800

Applicant(s)/Patent Under  
Reexamination  
ITO ET AL.

Examiner

Fred Ferris

Art Unit

2123

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,640,337	06-1997	Huang et al.	324/527
	B	US-6,128,194	10-2000	Francis, Dexter	235/492
	C	US-6,006,022	12-1999	Rhim et al.	703/26
	D	US-5,331,571	07-1994	Aronoff et al.	324/73.1
	E	US-5,339,262	08-1994	Rostoker et al.	702/117
	F	US-5,462,442	10-1995	Umemura et al.	439/654
	G	US-5,575,686	11-1996	Noschese, Rocco J.	327/262
	H	US-5,574,388	11-1996	Barbier et al.	326/41
	I	US-5,748,875	05-1998	Tzori, Yifatch	714/29
	J	US-5,440,453	08-1995	Cooke et al	361/790
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	"A Novel Approach to Real-Time Verification of Transport System Design using FPGA based Emulator", K. Hayashi, IEEE 0-8186-7603-5/96, 1996 IEEE
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.